ABSTRACT In this paper, we study an HP TiO 2 memristor model with a parasitic memcapacitor, and it is shown that the parasitic element has significant effects on the volt-ampere characteristics and the dynamics of the memristor circuits. Further, the study shows that the pinched point on the hysteresis loop of the HP TiO 2 memristor may deviate from the origin. We also show that the memristor with a parasitic memcapacitor will eventually lose its stored flux when its power is switched off. Furthermore, in order to study the parasitic effects in circuits, we derive a simple three-element series circuit that contains an inductor, a negative resistor, and an HP TiO 2 memristor. If the parasitic memcapacitor of the memristor is considered, we observe a parasitic periodic oscillation occurred in the circuit.
I. INTRODUCTION
A memristor is a nonlinear resistor with memory, which was first postulated in 1971 by Chua as the fourth basic circuit element [1] , and generalized in 1976 to a broader class of dynamical systems called memristive devices and systems [2] . However, the memristor attracted most of attention and interest only after 2008, when the first practical memristor implementation was reported by the Hewlett-Packard [3] . Other than the HP TiO 2 memristor, some memristors have also been fabricated with other materials and methods [4] - [7] .
The memristors are nanoscale devices that store information without need for a power supply, and can be used for nonvolatile memory, and promise to allow imitation of learning, adaptation and spontaneous behavior [8] - [10] . Due to their unique electrical properties, memristors have many potential applications such as nonvolatile memories [11] , artificial neural networks [12] - [17] , logic/computational circuits [18] - [19] , nonlinear circuit designs [4] , [20] , [22] - [25] , and so on.
The most distinguished feature of memristors is the pinched hysteresis loop in the voltage-current plane when driven by any periodic voltage or current signal that has
The associate editor coordinating the review of this manuscript and approving it for publication was Sangjin Byun. a zero mean. The pinched hysteresis loops are in fact the hallmarks of all memristors, ideal or otherwise [26] . Because every memristor has a unique set of fingerprints and signatures, the pinched hysteresis loops are used as the fingerprint to identify memristors.
Theoretically, an ideal hysteresis loop must pass through the origin for any bipolar periodic driving signal which has a zero mean [27] . However, experiments have found that some real physical memristors often deviate from the origin over a broad range of amplitude and frequency of the input signal [28] - [32] .
Reference [28] points out that the deviation of the pinched point is a parasitic effect, and proposes a generic memristor circuit model by adding four parasitic elements: a capacitor, an inductor, a DC current source and a DC voltage source, to the memristive device.
In 2016, Itoh and Chua comprehensively analyzed the parasitic effects of the genetic memristor in [33] . The paper pointed out that parasitic elements have a significant effect on the dynamics of memristor circuits, and a passive memristor with a strictly-increasing constitutive relation will eventually lose its stored flux when the power is turned off if there is a parasitic capacitor across the memristor. Reference [33] also showed that a parasitic element can be used to break an impasse point, resulting in the emergence of a continuous oscillation in the circuit. At present, there is little research on parasitic effects of memristor. The few studies only focus on the general parasitic models of memristors [28] , [33] and lack the analysis on parasitic effects of real physical memristors, such as the most famous and practical HP TiO 2 memristor, and NbO 2 Mott memristor [3] , [4] . This paper focuses on the parasitic memcapacitor effects of the HP TiO 2 memristor. We assume a parasitic memcapacitor across the HP TiO 2 memristor, and establish the model of the parasitic memcapacitor for analyzing the parasitic effects of the memristor. We show that the pinched point on the hysteresis loop of the memristor does not pass through the origin, and the memristor will eventually lose its stored flux when we switch off its power. To study the parasitic effects in nonlinear memristor based circuits, we design a simple resistor-inductor-memristor based circuit with the parasitic memcapacitor, and find that a parasitic periodic oscillation appears in the circuit. Fig. 1 (a) shows the structure of the HP TiO 2 memristor [3] , in which a thin titanium dioxide TiO 2 layer and a thin oxygen-deficient titanium dioxide TiO 2−x layer are sandwiched between two metal electrodes. When a voltage is applied to the device, the dividing line (i.e., the thickness of the TiO 2−x layer) between the TiO 2 and TiO 2−x layers shifts with mobility µ v as a function of the applied voltage. As a result, the total resistance between the two electrodes is altered by two variable resistors connected in series.
II. PARASITIC MEMCAPACITOR OF HP MEMRISTOR
The relation between the voltage and current of the HP TiO 2 memristor is described as:
where v and i are the voltage and current across the device respectively; D and w denote the thickness of the sandwiched region and TiO 2−x layer of the device respectively; R OFF and R ON denote the high resistance and low resistance for w = 0 and w = D respectively. The microstructure itself of the memristor is a parasitic parallel plate capacitor, and is a memcapacitor that accompanies the change of the memristor, as shown in Fig. 2 .
Actually, the parasitic memcapacitor is formed by two parallel-plane structures in series.
The total parasitic memcapacitor can be viewed as two series memcapacitors, which correspond to the doped zone and the undoped zone. The capacitances of the two memcapacitors C 1 and C 2 are respectively described as:
where ε 1 and ε 2 are the permittivity of doped layer and undoped layer, respectively; s is the cross-sectional area of the memristor. From equation (2), we can see C 1 and C 2 are indeed memcapacitors. Prove is as follows: For a voltage-controlled generic memcapacitor, the definition function is:
Let x = w and
, equation (3) can be transformed to:
From equation (3), C 1 = C 1 (w) and C 2 = C 2 (w) are functions of state variable w, hence, they are memcapacitors.
The total parasitic memcapacitance C is determined by the two variable memcapacitors connected in series:
Two extreme values of the parasitic memcapacitance correspond to two cases, i.e. C min = ε 2 s/D for w = 0 and All Metal-Oxide-Metal (MOM) or Metal-Insulator-Metal (MIM) structure memristors have similar parasitic memcapacitors, so it is very necessary and important to study their mechanisms and influences on memristor performances. By considering the memristor with the parasitic memcapacitor shown in Fig. 4 . Note that the memcapacitance is modeled as equation (5).
The governing equation (1) can be transformed into the form:
From the second equation of (1), we can deduce the relation between w(t) and q M (t), where q M (t) the charge of memristor, shown as follows:
Integrating both sides of (7), the relationship of w(t) − q M (t) can be established:
Further we notice the bounds ofq M (t), since 0 ≤ w(t) ≤ D , and deduce from (6) that:
From the first equation of (6), we obtain (10):
Integrating both sides of (10), the expression of q M (t)can be obtained:
Noticing that there are two solutions of q M (t), however by considering (9), we take the minus sign:
The above equation is messy and it can be further simplified by noting that R OFF R ON :
Next, we consider C as the parasitic memcapacitor, and our aim is to express C into a function of. According to (5) and by considering ε 1 ε 2 , it can be obtained as:
If a voltage v(t) = sin(2πft) is applied to the combination of the memristor and the parasitic memcapacitor, then the equation of ϕ(t) is obtained, which is a time integration of v(t):
Further, the equation of can be obtained: Fig. 5 (b) . Comparing with the zero-crossing pinched hysteresis loop without parasitic effect, as shown in Fig. 5 (a) , we can see that the pinched hysteresis loop may deviate from the origin, showing the parasitic effect to the HP TiO 2 memristor. We can see from Fig. 6 that cross points of voltage and current, which map to the pinched point on the hysteresis loop, bias from the x-axis, which also shows the parasitic effect.
The mechanism of the deviation of the pinched point is as follows:
When considering the parasitic memcapacitor in parallel with the memristor, the phase difference between the voltage and current of the memristor may be changed significantly, so that the voltage and the current do not pass through time axis simultaneously.
From another point of view, when the driving current begins to be applied to the memristor, i(t 0+ ) = 0, the voltage across the memcapacitor (or the memristor) cannot be changed abruptly, i.e., v(t 0+ ) = v(t 0− ) = 0; similarly, for any time t > 0, when i(t) = 0, memristor voltage (or memcapacitor voltage) v(t) = 0, because there are still a certain amount of static charges on the memcapacitor, which cannot be discharged abruptly.
III. FLUX DECAY VIA THE PARASITIC MEMCAPACITOR
When we switch off the power of the memristor at t = t 0 , such that terminal current i = 0 for t > t 0 , the circuit shown in Fig. 4 can be changed into Fig. 7 .
The governing equations of the circuit can be written as:
According to equation (13) and (14), (17) can be expressed as follows:
By solving equation (17) through MATLAB, the relation between ϕ and time t can be obtained in Fig. 8 It follows that the HP TiO 2 memristor will eventually lose its initial values ϕ(t 0 ) via its parasitic memcapacitor (connected in parallel) when we switch off the power of the memristor at t = t 0 . For the memristor, we can observe that it takes about 10us to release the flux.
IV. PARASITIC OSCILLATION IN A SIMPLE MEMRISTOR CIRCUIT
Let us consider the simple three-element circuit in Fig. 9 , where a memristor without parasitic element is in series with an inductor L and a negative resistor −R.
From Fig.9 , the following differential equations can be obtained: where ϕ(t) comes from equation (15), solving the equation for ϕ(t), we obtain the second equation of (19) . By solving (19) , an analytic solution can be deduced, which is shown below: Fig.10 depicts the solution of (19) , where the initial condition is q(0) = 1, obviously there is no oscillation. It is just a process of discharging. However, if considering the parasitic memcapacitor of HP TiO 2 memristor, we should observe a periodic oscillation in this circuit, because the parasitic memcapacitor and the inductor formed an LC tank, the energy provided by -R is transferred from L to C and back forth, hence a periodic oscillation is anticipated. In order to study the influence of a parasitic memcapacitor on dynamics of the memristor, a parasitic memcapacitor shown in Fig. 9 is added and Fig.11 is obtained:
The governing equations of the circuit is as follows:
where q M and C are given in (13) and (14) respectively. Inserting q M and C values into (21), we obtain:
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Solving (22) by computer, we obtain the time domain waveform of q L and the phase diagram of q L − ϕ shown in Fig.12 . Fig. 12(b) shows that there is only one single limit cycle in the phase space, which means that the parasitic memcapacitor may cause periodic oscillation of the original circuit.
V. CONCLUSION
In this paper, a thorough analysis on the parasitic memcapacitor effects of HP TiO 2 memristor is carried out. From the calculation and simulation, we have seen that the parasitic effects lead to the asymmetrical v(t)-i(t) relationship and the flux decay of the memristor, which has potential applications in memristor circuits and systems. Finally, an example memristive oscillator is given to study the parasitic effects in a practical circuit, which shows that the parasitic memcapacitor may cause periodic oscillation. 
